Normally, Whenever a bus bridge sees a transaction on one bus that needs to be forwarded to the other, the first transaction should wait right up until the forwarded transaction completes in advance of a result is All set. 1 noteworthy exception occurs in the case of memory writes. Below, https://nathanlabsadvisory.com/pci-3ds/